experimental wasm risc-v emulator stuff
Find a file
2025-12-29 15:00:27 -08:00
arg-test nope didn't help 2025-12-23 13:02:31 -08:00
hello add a hello.c examples w/ binaries 2025-12-26 19:50:36 -08:00
src tweaks 2025-12-29 15:00:27 -08:00
.gitignore wip 2025-12-23 10:51:36 -08:00
Cargo.lock wip 2025-12-23 10:51:36 -08:00
Cargo.toml wip 2025-12-23 10:51:36 -08:00
LICENSE.md wip 2025-12-23 10:51:36 -08:00
LORE.md wip 2025-12-23 10:51:36 -08:00
README.md wip 2025-12-23 10:51:36 -08:00

Reliant

Experimental RISC-V emulator and JIT-compiler targeting WebAssembly. Copyright (C) 2025 by Brooke Vibber bvibber@pobox.com

Goals

  • Learn more about RISC-V architecture and ISA
  • Learn more about WebAssembly 2.0 by targeting a JIT compiler to current browser feature set
  • Run simple static Linux binaries compiled for RV64GC in a web browser or node.js environment
  • Support multiple cores with shared memory

Stretch goals

  • emulate enough hardware interface to run a Linux kernel

Non-goals

  • be commercially exploitable
  • be a big popular project
  • run arbitrary complex programs (eg kernel usermode emulation)

Licensing

Reliant is released under GPLv3 if you would like to experiment with it or derive further work from it; see LICENSING.md.